Formal Verification Engineer

An exciting semiconductor startup is seeking an outstanding formal verification
engineer to develop a new type of massively parallel architecture.
This is a rare and exciting opportunity to join an evolving team and company,
allowing you to influence the future of both processor architectures and
database systems.

Job Description

We are looking for highly motivated engineers who love the challenge and the opportunity
of a small company. Join us and be a part of a small and dynamic team, which revolutionizes the parallel processor architecture.

Qualifications

  • BSc in Electronics Engineering

  • 3+ Years of industry experience in formal verification.

  • Team Player, with excellent interpersonal skills.

Advantages

  • Experience as a verification engineer and knowledge in System Verilog
    and UVM methodology.

  • Knowledge with Jasper.