top of page
The Analytics Acceleration Blog
Featured Articles
One Chip Can’t Do It All - The New AI Tech Stack
No single processor can handle every AI workload efficiently. Speedata's recap breaks down how CPUs, GPUs, TPUs, LPUs, and APUs each fit into the modern AI infrastructure stack.
Daniela Sztulwark
Apr 147 min read
One Chip Can’t Do It All - The New AI Tech Stack
No single processor can handle every AI workload efficiently. Speedata's recap breaks down how CPUs, GPUs, TPUs, LPUs, and APUs each fit into the modern AI infrastructure stack.
Daniela Sztulwark
Apr 147 min read
A Case Study - Post-Training Scheme for AI Assisted Chip Verification: UART-to-AXI Block
A real-world Speedata case study on AI-assisted VLSI verification — how we embedded AI agents into a UVM workflow using a UART-to-AXI bridge with a structured post-training scheme.
Adi Fuchs
Mar 172 min read
Embedding AI in Chip Development: Challenges and Opportunities
RTL is crown-jewel IP, hardware assigns concurrently not sequentially, and most enterprise GenAI pilots are failing. The software AI playbook doesn't transfer to chip design — the training data isn't there, the semantics don't map. Here's what it actually takes to embed AI into chip development workflows.
Adi Fuchs
Mar 66 min read
bottom of page