top of page
lgo-Speedata-v02-0.png

News

The Speedata APU achieves its breakthrough throughput by mapping the required processing into its internal hardware pipeline. The Speedata Dash software automatically configures a data flow in silicon, where row processing is broken into hundreds of steps, each efficiently flowing to the next one at every hardware clock. Therefore, at any given time, hundreds of rows are at different stages of processing in the hardware, in parallel, resulting in a processing throughput of over a billion rows per second.

Finsmes

Speedata Raises $44M in Series B Funding

Jun 3, 2025

Newswire

The Information

Revenue at OpenAI Vendor Vercel Nearly Doubles in Past Year

Jun 3, 2025

Newswire

News Wire

Speedata Raises $44M to Launch First-Ever Chip Designed Specifically for Accelerating Big Data Analytics - Compute's Second Largest Workload

Jun 3, 2025

Newswire

Venture Beats

5 Ways to Rein in Data Center Consumption in 2024

Oct 19, 2023

International Coverage

EE|Times Europe

U.S. vs. EU Chips Act: Same Name, Different Game

Oct 5, 2023

International Coverage

DCD

Query quandaries: Is data getting too big for Spark?

May 30, 2023

International Coverage

Pharmaceutical

Speedata's APU: Transforming Big Data Analytics Across Industries

May 31, 2023

International Coverage

R&D World

Speedata’s chip accelerates complex pharmaceutical workload from 90 hours to 19 minutes in simulation

May 31, 2023

International Coverage

CRN

Emerging Data Center And System Vendors To Know In 2022

Jul 20, 2022

International Coverage

hard reset cover.jpeg
Hard reset.jpeg
IBM.jpeg
IBM.png
Speedata Heaadshots_8840.JPG
Tech Round.png
inside big data.jpeg
inside ai new logo.webp
tdwi 2.jpeg
TDWI_logo.webp
Speedata pic.jpg
semi wiki logo.png
Speedata pic.jpg
BF-white.png
CRN 2.webp
CRN logo.png
closeup-computer-parts.avif
DCD logo.png
bottom of page